|
| |
Back
Time Delays | Up
Engineering Symbology Prints and Drawings Volume 2 of 2 | Next
Complex Logic Devices |
Logic Diagrams
DOE-HDBK-1016/2-93
ENGINEERING LOGIC DIAGRAMS
Rev. 0
Page 7
PR-05
Figure 7 Type One Time Delay Device
Figure 8 Type Two Time Delay Device
Upon receipt of the input signal, the Type-One Time Delay Device delays the output
(on) for the specified period of time, but the output will stop (off) as soon as the input
signal is removed, as illustrated by Figure 7. The symbol for this type of timer is
illustrated in Figure 7.
The Type-Two Time Delay Device provides an output signal (on) immediately upon
reciept of the input signal, but the output is maintained only for a specified period of
time once the input signal (off) has been removed. Figure 8 demonstrates the signal
response, and Figure 8 illustrates the symbol used to denote this type of timer.
|
